



Using Quickfilter IC's in an Environment with Multiple SPI Devices

1) Introduction

All Quickfilter filter IC's (QF1D512, QF1Da512, and QF4A512) are designed to interface directly with the serial peripheral interface (SPI) bus of microcontrollers and Digital Signal Processors. The SPI bus is used in Configuration Mode to initialize and configure each device, as well as in Data Mode during normal operation of the part.

In Data Mode, the QF1D filters accept a variety of interface protocols -- I2S, Synchronous Serial, SPI Normal, and SPI Continuous. For the QF4A, Data Mode (also known as Run Mode), is a conventional SPI protocol used to send the filtered data out of the QF4A512 via the SDO pin, with new data signaled by the Data Ready pin, DRDY, and clocked by an SPI master via SCL.

When used alone on a dedicated SPI bus, these devices can be tied directly to the bus without the use of any additional circuitry. In an environment in which two or more SPI slaves reside, the use of any of the SPI protocols (except I2S and Synchronous Serial) require additional logic – a simple gating for the data clock. This application note illustrates the use of that logic.

For more detailed information on this and all other aspects of the QF1D and QF4A filters, refer to the appropriate data sheets available on the Quickfilter website, www.quickfiltertech.com.

2) Data Mode

The QF1D family supports I2S or SPI and is designed to interface directly with a variety of ADC converters using one of these four modes (See Figure 2):

1. I2S Mode

A word select line (**WS** on the **dCS** input) indicates which of two time-division multiplexed data channels is being transmitted. The channels are transmitted alternately on the data line (**SD** on the **dSDI** input) and are synchronized by a clock line (**SCK** on the **dSCK** input).

2. SPI Normal Mode

The data is framed by the **dCS** input signal

3. SPI Continuous Mode

Once **dCS** is active, data is output corresponding to clock bursts on the **dSCK** input.

4. SPI Synchronous Serial Mode

dCS is used as a trigger to indicate the start of each new sample period. **dSCK** runs continuously, filtered data is output on the next n cycles of **dSCK** according to the programmed word length.

The data interface utilizes the **dSDI** (**SD** for I2S), **dSDO** (**SD** for I2S), **dCS** (**WS** for I2S) and **dSCK** (**SCK** for I2S) pins. **dSDI** is the input serial data, and **dSDO** is the output serial data (if **FILT_EN** = 1). **dSCK** is the input data clock and **dCS** is the framing signal for the input data.

In I2S Mode, Synchronous Serial Mode, and SPI Continuous Mode the data clock, dSCK, can, by definition, be present at either state of the chip select signal, dCS.

In either SPI mode, data should be presented to the part only when dCS is active. In other words, the data clock, dSCK, should not clock unless dCS is active. In a design in which the QF1D parts are the only device on the SPI bus, SPI Normal mode or SPI Continuous mode can be implemented identically to the other modes – a direct connection for all of the control signals. When multiple SPI slave devices exist on the same SPI bus and an SPI Mode is to be used, then the QF1D's dSCK input must be protected from any dSCK state changes while dCS is inactive. This requires a simple gate as illustrated in Figures 3 and 4.

Similarly, when using the QF4A with other SPI slave devices on the same bus, the QF4A's chip select pin, /CS, should be gated in the same manner.

Waveforms showing SCLK and a gated SCLK to allow Data transfers to work in SPI Normal Mode using a standard SPI Bus (not one that stops clocks when CS_N is deasserted). Data is sampled on the rising edge of SCLK and driven on the falling edge of SCLK




Figure 1: Gated SCLK Waveforms




Figure 2: Data Interface Modes

3) Schematics

Here are two examples illustrating a simple method for gating the SPI clock.




Figure 3: Separate Chip Selects using SPI Normal Mode




Figure 3: Shared Chip Select using SPI Normal Mode



Contact Information:

Quickfilter Technologies, Inc.
1024 S. Greenville Avenue, Suite 130
Allen, TX 75002-3324

General:info@quickfilter.net
Applications:apps@quickfilter.net
Sales:sales@quickfilter.net
Phone:214-547-0460
Fax:214-547-0481

The contents of this document are provided in connection with Quickfilter Technologies, Inc. products. Quickfilter makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in Quickfilter's Standard Terms and Conditions of Sale, Quickfilter assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

Quickfilter's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of Quickfilter's product could create a situation where personal injury, death, or severe property or environmental damage may occur. Quickfilter reserves the right to discontinue or make changes to its products at any time without notice.

© 2010 Quickfilter Technologies, Inc.
All rights reserved.

Quickfilter, the Quickfilter logo and combinations thereof, are trademarks of Quickfilter Technologies, Inc.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.