

QF4A512 Single-Channel High-Speed Operation


1) Introduction

The digital interface to the QF4A512 is a Serial Peripheral Interface (SPI) in the slave configuration. In Run mode, a continuous stream of filtered conversion results is available at the SPI port. Applications that require maximum speed and only one channel can use the Single-Channel High-Speed mode, which is the topic of this Application Note.

2) Overview

The simplest and fastest mode of operation is the Single-Channel mode, in which only one channel is in operation and only its data is sent (no flag bits).

Figure 1 – QF4A512 Interface Logic for Single-Channel Run Mode Operation



The operation sequence is as follows –

Figure 2 – QF4A512 Operation Sequence during Single-Channel Run Mode Operation


1. The lowest enabled channel in **ENABLE2** (register 0Bh) finishes processing data and sets its Data Ready signal high
2. If the same channel is selected in **SPI_CTRL[fast_ch]** (register 15h), DRDY will latch high, interrupting the host CPU
3. The host CPU activates /CS, which loads the channel data into the Output Shift Register and clears DRDY

4. The host serially clocks the 16-bits of data out the SO pin, most significant bit first
5. The host completes the cycle by deactivating /CS.

Note that data *received* by the QF4A512 in Run mode is still evaluated by its Command Processor. For example, to exit Run mode the host has to send the mode change command while still in Run mode. But typically, unless intentionally controlling the device, the host CPU should always send zeroes. The 0 command is benign (it writes to the Scratch register, GLBL_SW).

Debug note
 The clocks that drive DRDY and /CS are asynchronous to each other (DRDY is driven by the internal SYS_CLK and /CS is controlled by the Host CPU clock), so the QF4A512 must synchronize /CS to SYS_CLK before using it to clear DRDY. This synchronization can take up to three SYS_CLK cycles. In the rare design where SYS_CLK << SCLK, DRDY might not clear before /CS is de-asserted. Be sure the design allows /CS to be active (low) for at least four SYS_CLK cycles.

Figure 3 – QF4A512 SPI Bus Sequence during Single-Channel Run Mode Operation



- Notes -
1. SPI ports only emit the SCLK when actually transferring data.
 2. Data is valid on the rising edge of SCLK.

Background Info
 The SPI bus is not officially promulgated by a standards body, but the implementation invented at Freescale (formerly Motorola) has become the *de facto* standard. See - www.freescale.com/files/microcontrollers/doc/ref_manual/S12SPIV4.pdf.

3) Calculating SCLK

The QF4A512 SPI interface is always in the slave configuration, with the Host CPU providing SCLK. To avoid data loss, a complete SPI read cycle must occur in less time than it takes the channel to produce consecutive samples. Expressing that concept as an equation yields

Equation 1 – Maximum Time to Remove SPI Data without Loss

$$\text{Time Between Samples} \geq \text{DRDY Interrupt to /CS Activated} + \text{SCLK Period} \times 16 + \text{Data Transferred to /CS Deactivated}$$

Solving for *SCLK Period*, produces

Equation 2 – Minimum SCLK Period to Remove SPI Data without Loss

$$\text{SCLK Period} \leq \frac{\text{Time Between Samples} - \text{DRDY Interrupt to /CS Activated} - \text{Data Transferred to /CS Deactivated}}{16}$$

SCLK Period should ultimately be expressed as *SCLK Frequency*, and *Time Between Samples* should be expressed as the *Effective Sample Rate*. Inverting *SCLK Period* and *Time Between Samples* converts them to the frequency/rate form. The equation changes to

Equation 3 – Minimum SCLK Frequency to Remove SPI Data without Loss

$$\text{SCLK Frequency} \geq \frac{16}{(1 / \text{Effective Sample Rate}) - \text{DRDY Interrupt to /CS Activated} - \text{Data Transferred to /CS Deactivated}}$$

Notes -

1. If $\text{SCLK Frequency} < \text{SYS_CLK}$, be sure /CS will be low for at least four SYS_CLK cycles (per DRDY timing discussion above)

Note that the Effective Sampling Rate is used, not the raw ADC sampling rate. The SCLK calculation provided by the QuickFilter software takes all of these factors into account.

Debug note

DRDY is asserted whenever data is ready, regardless of the state of /CS. If a low-to-high transition is observed on DRDY while /CS is low, it is likely that the bus is not running fast enough to keep up with the data output rate.

4) Example

Having laid the technical foundation, a practical example can now be considered. In this single-channel example, channel 2 is emitting filtered samples at a rate of 100,000/s and a 16-bit host CPU is tasked with reading the samples

Figure 6 – DRDY Pin Interrupt Handler Sequence Description

1. Disable DRDY interrupts
2. Take /CS low
3. Clear SPI receive flag then enable SPI receive interrupts
4. Load the transmit register with 0 then start a dummy transmit cycle to clock the QF4A512 data into the SPI receive register

Figure 7 – SPI Receive Interrupt Handler Sequence Description

1. Disable SPI receive interrupts
2. Take /CS high
3. Store the received data in the current buffer
4. Increment the cycle counter
5. If this is the 16th cycle
 - a. Alert foreground loop or task that a new block of data has arrived and indicate which buffer was used
 - b. Select a new 16-word buffer
 - c. Reset the cycle counter to 0
6. Clear DRDY flag then enable DRDY interrupts

Special Case

Hosts with only an 8-bit SPI port have some special considerations. First, two 8-bit cycles are required to transfer all 16-bits of a cycle. A delay between SPI bytes has no effect on the QF4A512 logic, just be sure the delay is factored into the overall timing to avoid data loss. Also, if the 8-bit Host SPI port has an automatically generated SPI Select output pin, it cannot be used for the /CS signal. /CS must stay low for all 16-bits of data transfer. A manually controlled general-purpose IO pin can provide the /CS signal.

5) Conclusion

The Single-Channel configuration sends out a stream of 16-bit data triggered by the DRDY signal, making it the fastest mode of the QF4A512. This Note described the Single-Channel configuration and presented a practical example of its use.



Contact Information:

Quickfilter Technologies, Inc.
1024 S. Greenville Avenue, Suite 100
Allen, TX 75002-3324

General: info@quickfilter.net
Applications: apps@quickfilter.net
Sales: sales@quickfilter.net
Phone: 214-547-0460
Fax: 214-547-0481
Web: www.quickfiltertech.com

The contents of this document are provided in connection with Quickfilter Technologies, Inc. products. Quickfilter makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in Quickfilter's Standard Terms and Conditions of Sale, Quickfilter assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right. Quickfilter's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of Quickfilter's product could create a situation where personal injury, death, or severe property or environmental damage may occur. Quickfilter reserves the right to discontinue or make changes to its products at any time without notice.

© 2005 Quickfilter Technologies, Inc.
All rights reserved.

Quickfilter, the Quickfilter logo and combinations thereof, are trademarks of Quickfilter Technologies, Inc.
Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.